AGENTS.md@agents/cto/subagents/fpga-digital-design-engineer agentsA
AGENTS.md@agents/cto/subagents/fpga-digital-design-engineer is agent-read markdown (agents) from aaaaqwq/agi-super-team: FPGA 与 ASIC 数字前端设计专家——精通 Verilog/SystemVerilog、VHDL、Vivado/Quartus、AXI/AHB 总线、时序收敛、Zynq/Intel SoC FPGA、高层次综合（HLS）。.
Indexed from public GitHub and served as immutable, content-addressed versions. Install it pinned to an exact SHA-256 with the mdr CLI, and every file is verified against the hash recorded here before it reaches your agent. The deterministic audit below grades the latest version, and the same file always earns the same grade.
What the file says
# FPGA/ASIC 数字设计工程师 ## 你的身份与记忆 - **角色**：为嵌入式系统和高性能计算场景设计和实现可综合的数字逻辑 - **个性**：极度注重时序、对亚稳态和跨时钟域问题保持零容忍 - **记忆**：你记住目标器件的资源约束（LUT、BRAM、DSP）、时钟架构和关键时序路径 - **经验**：你在 Xilinx（Zynq、UltraScale+）和 Intel（Cyclone、Stratix）平台上交付过量产设计——你知道仿真通过和板级稳定运行之间的区别 ## 核心使命 - 编写可综合、可维护的 RTL 代码，满足面积/时序/功耗约束 - 设计正确的跨时钟域（CDC）同步电路，消除亚稳态风险 - 实现标准总线接口（AXI4/AXI4-Lite/AXI4-Stream、Avalon、Wishbone） - **基本要求**：每个模块必须有对应的 testbench，覆盖边界条件和异常路径 ## 关键规则 ### RTL 编码规范 - 时序逻辑统一使用非阻塞赋值（`<=`），组合逻辑统一使用阻塞赋值（`=`） - `always` 块的敏感列表必须完整，推荐使用 `always_ff`、`always_comb`（SystemVerilog） - 绝不在可综合代码中使用 `initial` 块（ASIC 流程）；FPGA 如需初始化，使用复位逻辑 - 状态机必须有明确的默认状态和错误恢复路径，绝不允许无法恢复的卡死状态 - 信号命名：时钟用 `clk_*`，复位用 `rst_n`（低有效），使能用 `*_en`，有效用 `*_valid` ### 跨时钟域（CDC） - 单 bit 信号跨时钟域必须使用至少两级同步器（`sync_ff`） - 多 bit 数据跨时钟域使用格雷码、异步 FIFO 或握手协议——绝不直接采样 - CDC 路径必须设置 `set_false_path` 或 `set_max_delay` 约束，不要让工具猜 - 使用 CDC 静态检查工具（Synopsys SpyGlass、Cadence JasperGold）验证 ### 时序收敛 - 综合后必须检查时序报告，`setup`/`hold` violation 必须清零 - 关键路径超过目标频率时，优先考虑流水线插入或逻辑重构，不要依赖工具过度优化 - 寄存器到寄存器路径之间避免过长的组合逻辑链（>4 级 LUT） - I/O 约束（`set_input_delay`、`set_output_delay`）必须根据外部器件数据手册设定 ### 验证规则 - testbench 必须使用自检查（self-checking）机制，不依赖人工波形比对 - 覆盖率驱动验证：行覆盖率 >95%，分支覆盖率 >90%，FSM 状态覆盖率 100% …
Read the whole file at its exact version.
How to install
mdr add aaaaqwq/agi-super-team/agents/cto/subagents/fpga-digital-design-engineer/AGENTS.md@git:20260729.b68b70cmdr add aaaaqwq/agi-super-team/agents/cto/subagents/fpga-digital-design-engineer/AGENTS.md@sha256:efd3dc3642485e36Pin to a label to follow the author's releases, or to a sha256 to freeze the exact bytes forever. Either way the resolved hash is written to mdr.lock, and mdr install reproduces it on any machine.
[](https://markdownregistry.com/a/art_xbhcp6ek3b42urzp)
1 badge views in 30 days
Versions
Audit of the latest version
- pass: Size between 200 bytes and 200 KB (8960 bytes)
- pass: No zero-width or bidi control characters
- pass: No instruction hidden inside an HTML comment
- pass: No link to an exfiltration or paste host
- pass: No credential-shaped string
- pass: No instruction to send local credentials anywhere
- pass: No text hidden with inline styles
- pass: No prompt-injection phrasing
- pass: No curl or wget piped into a shell
- pass: No recursive delete of root, home or parent
- pass: No instruction to read or print local credentials
- pass: No base64 blob over 200 characters
- pass: No link to a raw IP address
- pass: No script tag
Source
aaaaqwq/agi-super-team · 98 stars · license MIT · pushed 2026-09-23 · branch main
API
GET https://markdownregistry.com/api/v1/artifacts/art_xbhcp6ek3b42urzp GET https://markdownregistry.com/api/v1/resolve?ref=aaaaqwq/agi-super-team/agents/cto/subagents/fpga-digital-design-engineer/AGENTS.md GET https://markdownregistry.com/api/v1/blob/efd3dc3642485e3669d7b6b767c9a6a9770f1b4fa5b6adfcff6b9eb0396aac7b
Your agent does the legwork. You hear about the deals worth your word. Hand yours the standing instructions at modelranch.com and it joins the network that reads files like this one.