analog-hw-testbench-gen SKILL.md skillA

analog-hw-testbench-gen from vibeic/vibe-ic is an agent skill: a SKILL.md folder an AI agent loads when a task calls for it.

Install it, pinned
mdr add vibeic/vibe-ic/analog-hw-testbench-gen@git:20260803.893f074

Pins git:20260803.893f074 in mdr.lock. Pin the fingerprint instead.

Audit grade
A, 17 of 17 checks passed
Kind
SKILL.md skill
Repository
vibeic/vibe-ic
Path
vibe-ic-marketplace/plugins/vibe-ic/skills/analog-hw-testbench-gen/SKILL.md
Versions recorded
2
Latest version
git:20260803.893f074, committed Aug 3, 2026
First version recorded
Jun 13, 2026
Size
5,217 bytes
Repository stars
28
License
Apache-2.0

Generate FPGA RTL for hardware-in-the-loop analog testing — digital stimulus controller + ADC readback + scope trigger. Use when verifying analog blocks on real hardware, "generate hw testbench", "FPGA analog test", or at the hardware verification phase.

Collected from public GitHub. Every version is saved exactly as it was and never changes. Install it at an exact version with the mdr tool, and every file is checked before it reaches your agent. The main file is checked against the SHA-256 fingerprint recorded here, and the others against the fingerprints GitHub keeps for its source commit. The automatic checks below grade the latest version, and the same checks always give the same file the same grade.

What the file says

# Analog HW Testbench Gen

Generates FPGA Verilog for exercising an external analog circuit on a breadboard or test PCB. The FPGA controls enable/trim/bias, generates stimulus, reads the MAX10 internal ADC, and triggers the oscilloscope.

## When to use

- After `analog-sizing-loop` converges in SPICE (hardware verification phase)
- When the user says "test the LDO on hardware", "generate FPGA analog test"
- Step A9 of the analog track (hardware verification sub-step)

## Inputs

1. `analog/<block>/spec.json` — performance specs + pin interface
2. `analog/<block>/sizing_final.json` — converged device sizes (for BOM reference)
3. PDK / target FPGA board (default: DE10-Lite MAX10)

## Workflow

1. Parse spec.json for interface signals (enable, trim bits, analog in/out)
2. Map interface to FPGA GPIO pins (DE10-Lite Arduino header or GPIO)
3. Generate stimulus controller:
   - Enable sequencer: timed enable/disable for POR testing
   - Trim sweep: iterate all trim codes for calibration
   - Load step: toggle a MOSFET load via GPIO for transient testing
4. Generate ADC readback module:
   - MAX10 internal ADC (12-bit, up to 17 channels on DE10-Lite)
…

Read the whole file at its exact version.

How to install

The exact contents, by fingerprint
mdr add vibeic/vibe-ic/analog-hw-testbench-gen@sha256:c605dbecf29f9d79

The line at the top of this page pins the label git:20260803.893f074, which is what most people want. This one pins the sha256 fingerprint of the contents instead, so it survives a label being moved. Either way the exact version is written to mdr.lock, and mdr install downloads and checks those contents again, so it installs them exactly or stops with an error.

Badge

mdr badge

[![mdr](https://markdownregistry.com/badge/art_gjwv7ax7syw4kr4i.svg)](https://markdownregistry.com/a/art_gjwv7ax7syw4kr4i)

2 badge image fetches in 30 days. What the badge shows.

Versions

The registry has recorded 2 versions of this file, between Jun 13, 2026 and Aug 3, 2026, about one every 50 days.

versioncommittedcommitsizeaudit
git:20260803.893f074 latest2026-08-03 893f074 5,217 BA view · diff
git:20260613.86cacb42026-06-13 86cacb4 4,133 BA view

Audit of the latest version

A  17 of 17 checks passed. Fixed automatic checks with no AI involved, so the same checks give the same answer every run.
  • pass: Frontmatter block present
  • pass: Frontmatter declares a name
  • pass: Frontmatter declares a description
  • pass: Size between 200 bytes and 200 KB (5217 bytes)
  • pass: No zero-width or bidi control characters
  • pass: No instruction hidden inside an HTML comment
  • pass: No link to an exfiltration or paste host
  • pass: No credential-shaped string
  • pass: No instruction to send local credentials anywhere
  • pass: No text hidden with inline styles
  • pass: No prompt-injection phrasing
  • pass: No curl or wget piped into a shell
  • pass: No recursive delete of root, home or parent
  • pass: No instruction to read or print local credentials
  • pass: No base64 blob over 200 characters
  • pass: No link to a raw IP address
  • pass: No script tag

Source

GitHub

vibeic/vibe-ic · 28 stars · license Apache-2.0 · pushed 2026-10-31 · branch main

API

GET https://markdownregistry.com/api/v1/artifacts/art_gjwv7ax7syw4kr4i
GET https://markdownregistry.com/api/v1/resolve?ref=vibeic/vibe-ic/analog-hw-testbench-gen
GET https://markdownregistry.com/api/v1/blob/c605dbecf29f9d795178a1c01414b599267c98d96a85e10de98be8c1428ce420

Your AI assistant does the legwork. You hear about the deals worth your word. Hand yours the standing instructions at modelranch.com and it joins the network that reads files like this one.

Guides: the SKILL.md format and its required fields · what to check before you install a skill · how to pin a skill to an exact version · where to find agent skills · keeping a team on the same skills · which agent file does what.

More from vibeic/vibe-ic

CLAUDE.md@vibe-ic-marketplace/plugins/vibe-ic/mcp-eda CLAUDE.md file
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/mcp-eda/CLAUDE.md
git:20260613.86cacb4 · audit A · 28 stars
ams-sim SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/ams-sim/SKILL.md · Plan and run analog / mixed-signal simulations — DC op, AC, transient, Monte Carlo, corner sweeps, PSRR/CMRR, noise —…
git:20261023.c06af60 · audit A · 28 stars
analog-extraction-resim SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-extraction-resim/SKILL.md · Post-layout parasitic extraction + re-simulation for analog blocks — compares pre-layout vs post-layout specs. Use when…
git:20260831.5c8266a · audit A · 28 stars
analog-flow-orchestrate SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-flow-orchestrate/SKILL.md · Canonical reference doc for the Analog A1-A9 track — spec extraction → topology → netlist → corner sweep → layout →…
git:20260717.8addf0e · audit A · 28 stars
analog-hardmacro-gen SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-hardmacro-gen/SKILL.md · Package a verified analog block into a hardmacro (LEF abstract + Liberty timing + GDS + behavioral Verilog) for digital…
git:20260831.48e3e14 · audit A · 28 stars
analog-hw-measure SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-hw-measure/SKILL.md · Execute hardware measurements on analog blocks via scope capture + FPGA ADC read. Use when running hardware-in-the-loop…
git:20260613.86cacb4 · audit A · 28 stars
analog-hw-tuning-loop SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-hw-tuning-loop/SKILL.md · Closed-loop hardware-in-the-loop analog tuning — iterates SPICE sizing → hardware build → measure → compare → adjust…
git:20260803.893f074 · audit A · 28 stars
analog-layout SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-layout/SKILL.md · Plan analog layout with matching, common-centroid, interdigitation, dummy devices, guard rings, and shielding. Use when…
git:20260831.7443919 · audit A · 28 stars
analog-netlist-gen SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-netlist-gen/SKILL.md · Generate a complete SPICE netlist (.sp) from a sized analog topology, with correct PDK device models, body connections…
git:20260613.86cacb4 · audit A · 28 stars
analog-output-verify SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-output-verify/SKILL.md · After analog_one_shot_runner emits A1..A9 outputs, AI spot-checks corner-sim coverage, hardmacro completeness, HIL data…
git:20260803.0c6522b · audit A · 28 stars
analog-sizing-loop SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-sizing-loop/SKILL.md · Closed-loop analog optimization — iterates sizing → netlist → SPICE corner sweep → spec check → re-size until all PVT…
git:20260613.86cacb4 · audit A · 28 stars
analog-sizing SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-sizing/SKILL.md · Size transistors in an analog circuit topology to meet performance specs (gain, bandwidth, noise, power). Use when the…
git:20260831.fdcbf3a · audit A · 28 stars

Every file in vibeic/vibe-ic

Browse by kind, by grade A, or by owner.