fpga-hps-bridge SKILL.md skillA

fpga-hps-bridge from vibeic/vibe-ic is an agent skill: a SKILL.md folder an AI agent loads when a task calls for it.

Install it, pinned
mdr add vibeic/vibe-ic/fpga-hps-bridge@git:20260613.86cacb4

Pins git:20260613.86cacb4 in mdr.lock. Pin the fingerprint instead.

Audit grade
A, 17 of 17 checks passed
Kind
SKILL.md skill
Repository
vibeic/vibe-ic
Path
vibe-ic-marketplace/plugins/vibe-ic/skills/fpga-hps-bridge/SKILL.md
Versions recorded
1
Latest version
git:20260613.86cacb4, committed Jun 13, 2026
Size
9,899 bytes
Repository stars
32
License
Apache-2.0

Generate HPS (Hard Processor System) integration for DE10-Nano FPGA verification. Replaces UART with direct memory-mapped register access from the ARM Cortex-A9 — approximately 100x faster, no external cables needed. Triggers when: 'HPS bridge', 'memory mapped FPGA', 'no UART', 'faster BIST', 'on-board test', 'HPS test', 'ARM to FPGA', or when UART is too slow for regression/stress testing.

Collected from public GitHub. Every version is saved exactly as it was and never changes. Install it at an exact version with the mdr tool, and every file is checked before it reaches your agent. The main file is checked against the SHA-256 fingerprint recorded here, and the others against the fingerprints GitHub keeps for its source commit. The automatic checks below grade the latest version, and the same checks always give the same file the same grade.

What the file says

# FPGA HPS Bridge Generator

Generate a complete HPS-to-FPGA bridge integration for Cyclone V SoC FPGA verification, enabling the ARM Cortex-A9 to control BIST engines via direct memory-mapped I/O instead of UART.

## Generate (do NOT hand-paste the bridge or the register offsets)

The bridge RTL + the 16-entry register map are a FIXED, deterministic lookup —
paraphrasing a byte offset is a silent bug (the HPS `/dev/mem` read lands on the
wrong register and reports garbage with no error). Run the generator instead of
re-typing the files:

```bash
python3 ../../programs/fpga_hps_bridge_gen.py \
    --ic <ic_name> --out <project_dir> \
    [--bist <bist_module>] [--dut <dut_module>] \
    [--chip-id 0xNN] [--version 0xNN] \
    [--total-tests N] [--base 0xFF200000]
```

It emits all four artefacts verbatim and identically every run:
`common_rtl/hps_bridge.sv`, `<ic>_hps_top.sv`, `hps_test.py`, and
`hps_register_map.md` (the canonical 16-register table, offsets 0x00..0x3C).
`--ic`, the BIST/DUT module names, and the CHIP_ID/VERSION constants are
parameters — the generator is chip-AGNOSTIC. Invalid input (empty IC stem,
…

Read the whole file at its exact version.

How to install

The exact contents, by fingerprint
mdr add vibeic/vibe-ic/fpga-hps-bridge@sha256:7f5713160f8c6d80

The line at the top of this page pins the label git:20260613.86cacb4, which is what most people want. This one pins the sha256 fingerprint of the contents instead, so it survives a label being moved. Either way the exact version is written to mdr.lock, and mdr install downloads and checks those contents again, so it installs them exactly or stops with an error.

Badge

mdr badge

[![mdr](https://markdownregistry.com/badge/art_pv2z4fsk6nh3rc2i.svg)](https://markdownregistry.com/a/art_pv2z4fsk6nh3rc2i)

3 badge image fetches in 30 days. What the badge shows.

Versions

The registry has recorded 1 version of this file, committed on Jun 13, 2026.

versioncommittedcommitsizeaudit
git:20260613.86cacb4 latest2026-06-13 86cacb4 9,899 BA view

Audit of the latest version

A  17 of 17 checks passed. Fixed automatic checks with no AI involved, so the same checks give the same answer every run.
  • pass: Frontmatter block present
  • pass: Frontmatter declares a name
  • pass: Frontmatter declares a description
  • pass: Size between 200 bytes and 200 KB (9899 bytes)
  • pass: No zero-width or bidi control characters
  • pass: No instruction hidden inside an HTML comment
  • pass: No link to an exfiltration or paste host
  • pass: No credential-shaped string
  • pass: No instruction to send local credentials anywhere
  • pass: No text hidden with inline styles
  • pass: No prompt-injection phrasing
  • pass: No curl or wget piped into a shell
  • pass: No recursive delete of root, home or parent
  • pass: No instruction to read or print local credentials
  • pass: No base64 blob over 200 characters
  • pass: No link to a raw IP address
  • pass: No script tag

Source

GitHub

vibeic/vibe-ic · 32 stars · license Apache-2.0 · pushed 2026-11-08 · branch main

API

GET https://markdownregistry.com/api/v1/artifacts/art_pv2z4fsk6nh3rc2i
GET https://markdownregistry.com/api/v1/resolve?ref=vibeic/vibe-ic/fpga-hps-bridge
GET https://markdownregistry.com/api/v1/blob/7f5713160f8c6d80a7c06d5b432e3cabf47f0467f658dbeda61625de83565bde

Your AI assistant does the legwork. You hear about the deals worth your word. Hand yours the standing instructions at modelranch.com and it joins the network that reads files like this one.

Guides: the SKILL.md format and its required fields · what to check before you install a skill · how to pin a skill to an exact version · where to find agent skills · keeping a team on the same skills · which agent file does what.

More from vibeic/vibe-ic

CLAUDE.md@vibe-ic-marketplace/plugins/vibe-ic/mcp-eda CLAUDE.md file
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/mcp-eda/CLAUDE.md
git:20260613.86cacb4 · audit A · 32 stars
ams-sim SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/ams-sim/SKILL.md · Plan and run analog / mixed-signal simulations — DC op, AC, transient, Monte Carlo, corner sweeps, PSRR/CMRR, noise —…
git:20261023.c06af60 · audit A · 32 stars
analog-extraction-resim SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-extraction-resim/SKILL.md · Post-layout parasitic extraction + re-simulation for analog blocks — compares pre-layout vs post-layout specs. Use when…
git:20261106.a0a79f8 · audit A · 32 stars
analog-flow-orchestrate SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-flow-orchestrate/SKILL.md · Canonical reference doc for the Analog A1-A9 track — spec extraction → topology → netlist → corner sweep → layout →…
git:20261106.a0a79f8 · audit A · 32 stars
analog-hardmacro-gen SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-hardmacro-gen/SKILL.md · Package a verified analog block into a hardmacro (LEF abstract + Liberty timing + GDS + behavioral Verilog) for digital…
git:20261105.a6491bb · audit A · 32 stars
analog-hw-measure SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-hw-measure/SKILL.md · Execute hardware measurements on analog blocks via scope capture + FPGA ADC read. Use when running hardware-in-the-loop…
git:20261106.a0a79f8 · audit A · 32 stars
analog-hw-testbench-gen SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-hw-testbench-gen/SKILL.md · Generate FPGA RTL for hardware-in-the-loop analog testing — digital stimulus controller + ADC readback + scope trigger…
git:20261106.a0a79f8 · audit A · 32 stars
analog-hw-tuning-loop SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-hw-tuning-loop/SKILL.md · Closed-loop hardware-in-the-loop analog tuning — iterates SPICE sizing → hardware build → measure → compare → adjust…
git:20260803.893f074 · audit A · 32 stars
analog-layout SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-layout/SKILL.md · Plan analog layout with matching, common-centroid, interdigitation, dummy devices, guard rings, and shielding. Use when…
git:20260831.7443919 · audit A · 32 stars
analog-netlist-gen SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-netlist-gen/SKILL.md · Generate a complete SPICE netlist (.sp) from a sized analog topology, with correct PDK device models, body connections…
git:20260613.86cacb4 · audit A · 32 stars
analog-output-verify SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-output-verify/SKILL.md · After analog_one_shot_runner emits A1..A9 outputs, AI spot-checks corner-sim coverage, hardmacro completeness, HIL data…
git:20261106.a0a79f8 · audit A · 32 stars
analog-sizing-loop SKILL.md skill
vibeic/vibe-ic · vibe-ic-marketplace/plugins/vibe-ic/skills/analog-sizing-loop/SKILL.md · Closed-loop analog optimization — iterates sizing → netlist → SPICE corner sweep → spec check → re-size until all PVT…
git:20261106.a0a79f8 · audit A · 32 stars

Every file in vibeic/vibe-ic

Browse by kind, by grade A, or by owner.