embedded-firmware SKILL.md skillA

embedded-firmware from hdl-tools/digital-chip-design-agents is an agent skill: a SKILL.md folder an AI agent loads when a task calls for it.

Install it, pinned
mdr add hdl-tools/digital-chip-design-agents/embedded-firmware@v1.0.0

Pins v1.0.0 in mdr.lock. Pin the fingerprint instead.

Audit grade
A, 17 of 17 checks passed
Kind
SKILL.md skill
Repository
hdl-tools/digital-chip-design-agents
Path
plugins/firmware/skills/embedded-firmware/SKILL.md
Versions recorded
5
Latest version
v1.0.0, committed Oct 2, 2026
First version recorded
Apr 13, 2026
Size
10,458 bytes
Repository stars
220
License
MIT

Embedded firmware and device drivers — BSP development, peripheral driver implementation (UART, SPI, I2C, GPIO, DMA, Timer), RTOS integration (FreeRTOS, Zephyr), and system validation. Use when writing chip bring-up firmware, implementing HAL drivers, porting an RTOS, or validating firmware on hardware.

Collected from public GitHub. Every version is saved exactly as it was and never changes. Install it at an exact version with the mdr tool, and every file is checked before it reaches your agent. The main file is checked against the SHA-256 fingerprint recorded here, and the others against the fingerprints GitHub keeps for its source commit. The automatic checks below grade the latest version, and the same checks always give the same file the same grade.

What the file says

# Skill: Embedded Firmware & Device Drivers

## Invocation

When this skill is loaded and a user presents a firmware or BSP task, **do not
execute stages directly**. Immediately spawn the
`digital-chip-design-agents:firmware-orchestrator` agent and pass the full user
request and any available context to it. The orchestrator enforces the stage
sequence, loop-back rules, and sign-off criteria defined below.

Use the domain rules in this file only when the orchestrator reads this skill
mid-flow for stage-specific guidance, or when the user asks a targeted reference
question rather than requesting a full flow execution.

## Pre-run Context

Before executing or advising on **any** stage, read the following files if they exist:

1. `memory/firmware/knowledge.md` — known failure patterns, successful tool flags, PDK/tool quirks.
   Incorporate its guidance into every stage decision. If absent, proceed without it.
2. `memory/firmware/run_state.md` — current run identity (`run_id`, `design_name`, `tool`,
   `last_stage`). Use this to resume correctly after interruption. If absent, a new run
   is starting; the orchestrator will create this file before the first stage.
…

Read the whole file at its exact version.

How to install

The exact contents, by fingerprint
mdr add hdl-tools/digital-chip-design-agents/embedded-firmware@sha256:a655f29a5caf3be4

The line at the top of this page pins the label v1.0.0, which is what most people want. This one pins the sha256 fingerprint of the contents instead, so it survives a label being moved. Either way the exact version is written to mdr.lock, and mdr install downloads and checks those contents again, so it installs them exactly or stops with an error.

Badge

mdr badge

[![mdr](https://markdownregistry.com/badge/art_svqsvjrdboxh6vqt.svg)](https://markdownregistry.com/a/art_svqsvjrdboxh6vqt)

4 badge image fetches in 30 days. What the badge shows.

Versions

The registry has recorded 5 versions of this file, between Apr 13, 2026 and Oct 2, 2026, about one every 43 days.

versioncommittedcommitsizeaudit
v1.0.0 latest2026-10-02 e243902 10,458 BA view · diff
v1.0.02026-04-25 40d51f7 10,403 BA view · diff
v1.0.02026-04-17 ac5c224 8,832 BA view · diff
v1.0.02026-04-14 fd9fb28 8,325 BA view · diff
v1.0.02026-04-13 11404af 7,611 BA view

Audit of the latest version

A  17 of 17 checks passed. Fixed automatic checks with no AI involved, so the same checks give the same answer every run.
  • pass: Frontmatter block present
  • pass: Frontmatter declares a name
  • pass: Frontmatter declares a description
  • pass: Size between 200 bytes and 200 KB (10458 bytes)
  • pass: No zero-width or bidi control characters
  • pass: No instruction hidden inside an HTML comment
  • pass: No link to an exfiltration or paste host
  • pass: No credential-shaped string
  • pass: No instruction to send local credentials anywhere
  • pass: No text hidden with inline styles
  • pass: No prompt-injection phrasing
  • pass: No curl or wget piped into a shell
  • pass: No recursive delete of root, home or parent
  • pass: No instruction to read or print local credentials
  • pass: No base64 blob over 200 characters
  • pass: No link to a raw IP address
  • pass: No script tag

Source

GitHub

hdl-tools/digital-chip-design-agents · 220 stars · license MIT · pushed 2026-10-19 · branch master

API

GET https://markdownregistry.com/api/v1/artifacts/art_svqsvjrdboxh6vqt
GET https://markdownregistry.com/api/v1/resolve?ref=hdl-tools/digital-chip-design-agents/embedded-firmware
GET https://markdownregistry.com/api/v1/blob/a655f29a5caf3be4ba61d6d7c30c3b3423f85aa05b12f7f663d46aeaa4aff7b7

Your AI assistant does the legwork. You hear about the deals worth your word. Hand yours the standing instructions at modelranch.com and it joins the network that reads files like this one.

Guides: the SKILL.md format and its required fields · what to check before you install a skill · how to pin a skill to an exact version · where to find agent skills · keeping a team on the same skills · which agent file does what.

More from hdl-tools/digital-chip-design-agents

AGENTS.md@ides/codex AGENTS.md file
hdl-tools/digital-chip-design-agents · ides/codex/AGENTS.md
git:20261003.db76060 · audit A · 220 stars
architecture SKILL.md skill
hdl-tools/digital-chip-design-agents · plugins/architecture/skills/architecture/SKILL.md · Microarchitecture exploration, PPA estimation, risk assessment, and architecture sign-off for digital chip design. Use…
v1.0.0 · audit A · 220 stars
compiler-toolchain SKILL.md skill
hdl-tools/digital-chip-design-agents · plugins/compiler/skills/compiler-toolchain/SKILL.md · Compiler toolchain development for custom processor ISAs — LLVM/GCC backend, assembler, linker scripts, runtime…
v1.0.0 · audit A · 220 stars
dft SKILL.md skill
hdl-tools/digital-chip-design-agents · plugins/dft/skills/dft/SKILL.md · Design for Test — scan architecture planning, scan insertion, ATPG pattern generation, MBIST for embedded memories, and…
v1.0.0 · audit A · 220 stars
formal-verification SKILL.md skill
hdl-tools/digital-chip-design-agents · plugins/formal/skills/formal-verification/SKILL.md · Formal property verification (FPV) and logical equivalence checking (LEC). Use when proving design properties…
v1.0.0 · audit A · 220 stars
fpga-emulation SKILL.md skill
hdl-tools/digital-chip-design-agents · plugins/fpga/skills/fpga-emulation/SKILL.md · FPGA prototyping — ASIC-to-FPGA RTL adaptation, multi-FPGA partitioning, synthesis and timing closure on FPGA, hardware…
v1.0.0 · audit A · 220 stars
hls SKILL.md skill
hdl-tools/digital-chip-design-agents · plugins/hls/skills/hls/SKILL.md · High-Level Synthesis — C/C++ algorithm analysis, HLS directive optimisation, synthesis execution, and co-simulation…
v1.0.0 · audit A · 220 stars
infrastructure SKILL.md skill
hdl-tools/digital-chip-design-agents · plugins/infrastructure/skills/infrastructure/SKILL.md · EDA tool detection, wrapper deployment, and MCP configuration for digital chip design environments. Use when setting up…
v1.0.0 · audit B · 220 stars
memory-keeper SKILL.md skill
hdl-tools/digital-chip-design-agents · plugins/infrastructure/skills/memory-keeper/SKILL.md · Distil accumulated experience records (experiences.jsonl) into updated domain knowledge summaries (knowledge.md) for…
v1.0.0 · audit A · 220 stars
memory-ip-design SKILL.md skill
hdl-tools/digital-chip-design-agents · plugins/memory-ip/skills/memory-ip-design/SKILL.md · Embedded memory IP design — SRAM/register-file/ROM requirements capture, memory compiler and macro selection, array…
v1.0.0 · audit A · 220 stars
pipeline-orchestration SKILL.md skill
hdl-tools/digital-chip-design-agents · plugins/meta/skills/pipeline-orchestration/SKILL.md · Cross-domain loop orchestration for the chip design pipeline. Provides the fix_request protocol, iteration-cap logic…
v1.0.0 · audit A · 220 stars
physical-design SKILL.md skill
hdl-tools/digital-chip-design-agents · plugins/pd/skills/physical-design/SKILL.md · Full physical design flow — floorplan, placement, clock tree synthesis, routing, timing optimisation, power…
v1.0.0 · audit A · 220 stars

Every file in hdl-tools/digital-chip-design-agents

Browse by kind, by grade A, or by owner.