vlsit-vhdl-to-systemverilog SKILL.md skillA

This file is byte-identical to the first copy the registry indexed, one of 3 indexed copies. Same content hash, so the same checks give both the same grade.

vlsit-vhdl-to-systemverilog from nguyenquanicd/vlsit_codex_claude_skills is an agent skill: a SKILL.md folder an AI agent loads when a task calls for it.

Install it, pinned
mdr add nguyenquanicd/vlsit_codex_claude_skills/vlsit-vhdl-to-systemverilog@git:20261108.9a075f0

Pins git:20261108.9a075f0 in mdr.lock. Pin the fingerprint instead.

Audit grade
A, 17 of 17 checks passed
Kind
SKILL.md skill
Repository
nguyenquanicd/vlsit_codex_claude_skills
Path
.agents/skills/vlsit-vhdl-to-systemverilog/SKILL.md
Versions recorded
7
Latest version
git:20261108.9a075f0, committed Nov 8, 2026
First version recorded
Oct 4, 2026
Size
3,718 bytes
Repository stars
24
License
Apache-2.0

Convert complete VHDL RTL designs into readable, synthesizable SystemVerilog under the bundled VLSIT coding rules. Analyze semantics and rule conflicts, obtain plan sign-off, preserve cycle behavior, and deliver source mappings, rule evidence, and actual validation results. Use when the user asks to translate an existing VHDL design to SystemVerilog.

Collected from public GitHub. Every version is saved exactly as it was and never changes. Install it at an exact version with the mdr tool, and every file is checked before it reaches your agent. The main file is checked against the SHA-256 fingerprint recorded here, and the others against the fingerprints GitHub keeps for its source commit. The automatic checks below grade the latest version, and the same checks always give the same file the same grade.

What the file says

# VHDL to SystemVerilog

## Operating contract

1. Read [rule.md](rule.md) completely before doing anything. Its numbered rules (V2S-xxx) are mandatory and rank above everything else. V2S-010 makes [reference/VLSIT_RTL_Design_Rule.md](reference/VLSIT_RTL_Design_Rule.md) normative; read it in full too.
Precedence: `rule.md` overrides this file, and this file overrides the reference files except where a rule explicitly makes a reference normative. Reply to the user in the language they use.
2. Follow the workflow below. It orders the work; it never relaxes a rule.
3. Consult the other `reference/` files as needed: they rank below `rule.md`.
4. Prerequisite (V2S-096): locate Python first with `scripts/vlsit_find_python.ps1` on Windows or `scripts/vlsit_find_python.sh` on Linux and macOS. Use the printed executable path for subsequent script calls (examples that say `python` use it as shorthand). If no Python 3 is found, propose installing it (Windows: `winget install Python.Python.3.12`) and wait for approval.
5. Run helpers from `scripts/` (index: [scripts/README.md](scripts/README.md)) instead of repeating manual steps.
…

Read the whole file at its exact version.

How to install

The exact contents, by fingerprint
mdr add nguyenquanicd/vlsit_codex_claude_skills/vlsit-vhdl-to-systemverilog@sha256:de4cfb839bbf3e9c

The line at the top of this page pins the label git:20261108.9a075f0, which is what most people want. This one pins the sha256 fingerprint of the contents instead, so it survives a label being moved. Either way the exact version is written to mdr.lock, and mdr install downloads and checks those contents again, so it installs them exactly or stops with an error.

Badge

mdr badge

[![mdr](https://markdownregistry.com/badge/art_unom2cydn4l25csy.svg)](https://markdownregistry.com/a/art_unom2cydn4l25csy)

1 badge image fetches in 30 days. What the badge shows.

Versions

The registry has recorded 7 versions of this file, between Oct 4, 2026 and Nov 8, 2026, about one every 6 days.

versioncommittedcommitsizeaudit
git:20261108.9a075f0 latest2026-11-08 9a075f0 3,718 BA view · diff
git:20261018.8c125282026-10-18 8c12528 2,720 BA view · diff
git:20261018.29a18b02026-10-18 29a18b0 2,725 BA view · diff
git:20261017.5b0d79a2026-10-17 5b0d79a 2,677 BA view · diff
git:20261016.e988e702026-10-16 e988e70 2,518 BA view · diff
git:20261014.6fa206c2026-10-14 6fa206c 2,353 BA view · diff
git:20261004.ccb07022026-10-04 ccb0702 7,046 BA view

Audit of the latest version

A  17 of 17 checks passed. Fixed automatic checks with no AI involved, so the same checks give the same answer every run.
  • pass: Frontmatter block present
  • pass: Frontmatter declares a name
  • pass: Frontmatter declares a description
  • pass: Size between 200 bytes and 200 KB (3718 bytes)
  • pass: No zero-width or bidi control characters
  • pass: No instruction hidden inside an HTML comment
  • pass: No link to an exfiltration or paste host
  • pass: No credential-shaped string
  • pass: No instruction to send local credentials anywhere
  • pass: No text hidden with inline styles
  • pass: No prompt-injection phrasing
  • pass: No curl or wget piped into a shell
  • pass: No recursive delete of root, home or parent
  • pass: No instruction to read or print local credentials
  • pass: No base64 blob over 200 characters
  • pass: No link to a raw IP address
  • pass: No script tag

Source

GitHub

nguyenquanicd/vlsit_codex_claude_skills · 24 stars · license Apache-2.0 · pushed 2026-11-08 · branch main

API

GET https://markdownregistry.com/api/v1/artifacts/art_unom2cydn4l25csy
GET https://markdownregistry.com/api/v1/resolve?ref=nguyenquanicd/vlsit_codex_claude_skills/vlsit-vhdl-to-systemverilog
GET https://markdownregistry.com/api/v1/blob/de4cfb839bbf3e9ce177c53ab873b5210f23257cc0dcb7eb31d08fdf771db416

Your AI assistant does the legwork. You hear about the deals worth your word. Hand yours the standing instructions at modelranch.com and it joins the network that reads files like this one.

Guides: the SKILL.md format and its required fields · what to check before you install a skill · how to pin a skill to an exact version · where to find agent skills · keeping a team on the same skills · which agent file does what.

More from nguyenquanicd/vlsit_codex_claude_skills

vlsit-asic-ip-microspec SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-asic-ip-microspec/SKILL.md · Discuss and write an ASIC IP micro-architecture specification in the VLSIT template as Markdown with TeX math…
git:20261108.53407f2 · audit B · 24 stars
vlsit-create-skill SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-create-skill/SKILL.md · Create a new agent skill in the house format (SKILL.md workflow, rule.md with numbered rules, reference/ and scripts/…
git:20261108.9a075f0 · audit A · 24 stars
vlsit-opencore-ip-downloader SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-opencore-ip-downloader/SKILL.md · Search OpenCores and its linked public repositories for open-source hardware IP, download each project with its RTL…
git:20261108.9a075f0 · audit A · 24 stars
vlsit-rtl-generator SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-rtl-generator/SKILL.md · Generate synthesizable SystemVerilog RTL from a design specification written in the VLSIT ASIC IP template, or modify…
git:20261108.53407f2 · audit B · 24 stars
vlsit-rtl-hierarchy-diagram SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-rtl-hierarchy-diagram/SKILL.md · Analyze existing Verilog or SystemVerilog RTL to trace module hierarchy, functional relationships, and protocol…
git:20261108.9a075f0 · audit A · 24 stars
vlsit-rtl-spec-change-implementer SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-rtl-spec-change-implementer/SKILL.md · Analyze existing RTL against an optional prior specification and a requested new feature, present a minimal-change plan…
git:20261108.53407f2 · audit A · 24 stars
vlsit-spec-to-docx SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-spec-to-docx/SKILL.md · Convert a Markdown design specification into a filled copy of the VLSIT IP Microarchitecture Specification DOCX…
git:20261108.9a075f0 · audit A · 24 stars
vlsit-wavedrom-waveform SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-wavedrom-waveform/SKILL.md · Draw timing waveforms with the bundled offline WaveDrom from a short request, a VCD file (whole file or a time window)…
git:20261018.29a18b0 · audit B · 24 stars
vlsit-asic-ip-microspec SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .claude/skills/vlsit-asic-ip-microspec/SKILL.md · Discuss and write an ASIC IP micro-architecture specification in the VLSIT template as Markdown with TeX math…
git:20261108.53407f2 · audit B · 24 stars
vlsit-create-skill SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .claude/skills/vlsit-create-skill/SKILL.md · Create a new agent skill in the house format (SKILL.md workflow, rule.md with numbered rules, reference/ and scripts/…
git:20261108.9a075f0 · audit A · 24 stars
vlsit-opencore-ip-downloader SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .claude/skills/vlsit-opencore-ip-downloader/SKILL.md · Search OpenCores and its linked public repositories for open-source hardware IP, download each project with its RTL…
git:20261108.9a075f0 · audit A · 24 stars
vlsit-rtl-generator SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .claude/skills/vlsit-rtl-generator/SKILL.md · Generate synthesizable SystemVerilog RTL from a design specification written in the VLSIT ASIC IP template, or modify…
git:20261108.53407f2 · audit B · 24 stars

Every file in nguyenquanicd/vlsit_codex_claude_skills

Other files named vlsit-vhdl-to-systemverilog

vlsit-vhdl-to-systemverilog SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .dsh/skills/vlsit-vhdl-to-systemverilog/SKILL.md · Convert complete VHDL RTL designs into readable, synthesizable SystemVerilog under the bundled VLSIT coding rules…
git:20261108.9a075f0 · audit A · 24 stars
vlsit-vhdl-to-systemverilog SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .claude/skills/vlsit-vhdl-to-systemverilog/SKILL.md · Convert complete VHDL RTL designs into readable, synthesizable SystemVerilog under the bundled VLSIT coding rules…
git:20261108.9a075f0 · audit A · 24 stars

Browse by kind, by grade A, or by owner.