pcb-design-guidelines SKILL.md skillA

pcb-design-guidelines from ausanx/modular-schematic-layout is an agent skill: a SKILL.md folder an AI agent loads when a task calls for it.

Install it, pinned
mdr add ausanx/modular-schematic-layout/pcb-design-guidelines@git:20261030.d3198e9

Pins git:20261030.d3198e9 in mdr.lock. Pin the fingerprint instead.

Audit grade
A, 17 of 17 checks passed
Kind
SKILL.md skill
Repository
ausanx/modular-schematic-layout
Path
pcb-design-guidelines/SKILL.md
Versions recorded
5
Latest version
git:20261030.d3198e9, committed Oct 30, 2026
First version recorded
Oct 21, 2026
Size
16,678 bytes
Repository stars
3
License
none declared

根据现有原理图或网表制定可逐步执行、落实到器件焊盘的 PCB 布局布线指南,或审查 PCB 的分区、关键回路、回流、层叠、阻抗、线宽/间距、转角、过孔、热、隔离、装配和可制造性。用户询问不同器件怎么摆、线怎么走、从哪个引脚出线或如何学习开源 PCB 时也使用。适用于 KiCad、Altium、EasyEDA 及可读的 CAD 导出;具体数值由项目约束、器件资料、计算和制造能力确定。.

Collected from public GitHub. Every version is saved exactly as it was and never changes. Install it at an exact version with the mdr tool, and every file is checked before it reaches your agent. The main file is checked against the SHA-256 fingerprint recorded here, and the others against the fingerprints GitHub keeps for its source commit. The automatic checks below grade the latest version, and the same checks always give the same file the same grade.

What the file says

# PCB Design Guidelines

通过真实的电流、信号回流、机械边界和制造约束组织 PCB。布局目标是让关键物理关系可追踪、风险可验证,而不是让所有器件形成整齐阵列或套用一个项目的尺寸。

## 适用边界

- 用于 PCB 规划、分区、器件布局、布线优先级、叠层/参考平面、阻抗、热、隔离、装配、测试和 DFM 审查。
- 输入可以是原理图/网表、封装与机械约束、层叠表、约束表、CAD 导出、渲染图或截图。优先使用可查询的原生数据;只有图片时只报告可见证据。
- 以用户确认的连接、封装、极性、机械边界和器件资料为基线。不得因为外观、对称或短线而换引脚、改网络、改变极性、删除器件或跨越隔离边界。
- 用户要求可执行设计指南时,执行完成该指南所必需且输入充分的线宽压降、阻抗或规则计算;说明模型、输入、结果和适用边界。没有必要输入时不伪造数值,也不把计算初估称为标准符合性、仿真或认证。
- 原理图 skill 解决图纸表达;本 skill 解决板级物理实现。原理图上的邻近关系不等于 PCB 上满足去耦距离、回流、热或安规间距。

## 先识别交付模式

- 用户给出原理图/网表并要求“怎么画、完整步骤、照着做”等:进入**施工指南模式**。提取器件—封装—网络—接口关系,产出按顺序可执行的设置、摆放、规则、布线、铺铜和验收步骤;不要只给原则性审查意见。读取 [references/from-schematic-to-board-guide.md](references/from-schematic-to-board-guide.md)。
- 用户要求检查已有板图:进入**审查模式**,按证据、风险和修复优先级报告。
- 两类输入同时存在时,先审查会改变施工顺序的阻断项,再交付可继续执行的步骤。
- 每个具体参数标记为**已确认**、**计算初估**、**建议起点**或**待确认**,并给来源/假设。缺少参数时,只暂停依赖该参数的签核或布线规则;继续完成不依赖它的板框、器件分区、关键邻接、候选走线顺序和资料收集。

在正式移动器件或写入规则前,建立项目的原理图/网表、封装、机械、层叠、板厂、装配和测试基线;改版还要记录旧板版、制造状态、规则/源哈希和变更范围。工具握手、脚本成功、文件存在、保存重开、DRC/连通性实际执行和制造输出回读是不同证据。完整模式选择、恢复流程、同源冻结和交付成员见 [PCB 工作流与同源交付](references/workflow-and-delivery.md)。

- 只更新本 skill、资料审查或方案编写时,不启动 EDA、安装软件或修改生产工程。
- 对陌生 CAD/格式先在工作副本做小范围写入—保存—独立重开—回读;超时或断线先检查已有产物,避免重复创建或覆盖。
…

Read the whole file at its exact version.

How to install

The exact contents, by fingerprint
mdr add ausanx/modular-schematic-layout/pcb-design-guidelines@sha256:e418a2f4922cfa2a

The line at the top of this page pins the label git:20261030.d3198e9, which is what most people want. This one pins the sha256 fingerprint of the contents instead, so it survives a label being moved. Either way the exact version is written to mdr.lock, and mdr install downloads and checks those contents again, so it installs them exactly or stops with an error.

Badge

mdr badge

[![mdr](https://markdownregistry.com/badge/art_xppx7wdxvkpvyazl.svg)](https://markdownregistry.com/a/art_xppx7wdxvkpvyazl)

1 badge image fetches in 30 days. What the badge shows.

Versions

The registry has recorded 5 versions of this file, between Oct 21, 2026 and Oct 30, 2026, about one every 2 days.

versioncommittedcommitsizeaudit
git:20261030.d3198e9 latest2026-10-30 d3198e9 16,678 BA view · diff
git:20261023.03320062026-10-23 0332006 14,600 BA view · diff
git:20261023.6e22fc92026-10-23 6e22fc9 14,314 BA view · diff
git:20261021.6068e542026-10-21 6068e54 12,325 BA view · diff
git:20261021.841e1ed2026-10-21 841e1ed 10,266 BA view

Audit of the latest version

A  17 of 17 checks passed. Fixed automatic checks with no AI involved, so the same checks give the same answer every run.
  • pass: Frontmatter block present
  • pass: Frontmatter declares a name
  • pass: Frontmatter declares a description
  • pass: Size between 200 bytes and 200 KB (16678 bytes)
  • pass: No zero-width or bidi control characters
  • pass: No instruction hidden inside an HTML comment
  • pass: No link to an exfiltration or paste host
  • pass: No credential-shaped string
  • pass: No instruction to send local credentials anywhere
  • pass: No text hidden with inline styles
  • pass: No prompt-injection phrasing
  • pass: No curl or wget piped into a shell
  • pass: No recursive delete of root, home or parent
  • pass: No instruction to read or print local credentials
  • pass: No base64 blob over 200 characters
  • pass: No link to a raw IP address
  • pass: No script tag

Source

GitHub

ausanx/modular-schematic-layout · 3 stars · license none declared · pushed 2026-10-30 · branch main

API

GET https://markdownregistry.com/api/v1/artifacts/art_xppx7wdxvkpvyazl
GET https://markdownregistry.com/api/v1/resolve?ref=ausanx/modular-schematic-layout/pcb-design-guidelines
GET https://markdownregistry.com/api/v1/blob/e418a2f4922cfa2a80deda1fee676db48e7775acc7fe851ce88fcc30aea085e2

Your AI assistant does the legwork. You hear about the deals worth your word. Hand yours the standing instructions at modelranch.com and it joins the network that reads files like this one.

Guides: the SKILL.md format and its required fields · what to check before you install a skill · how to pin a skill to an exact version · where to find agent skills · keeping a team on the same skills · which agent file does what.

More from ausanx/modular-schematic-layout

modular-schematic-layout SKILL.md skill
ausanx/modular-schematic-layout · modular-schematic-layout/SKILL.md · 为各类电子电路原理图提供通用的可读性设计哲学与统一视觉规范,用于绘制、生成、重排和审查模块化平面原理图(Modular Flat Schematic)及拓扑流向型电路图(Topology-Centric…
git:20261030.d3198e9 · audit A · 3 stars

Every file in ausanx/modular-schematic-layout

Browse by kind, by grade A, or by owner.