vlsit-rtl-generator SKILL.md skillB

This file is byte-identical to the first copy the registry indexed, one of 3 indexed copies. Same content hash, so the same checks give both the same grade.

vlsit-rtl-generator from nguyenquanicd/vlsit_codex_claude_skills is an agent skill: a SKILL.md folder an AI agent loads when a task calls for it.

Install it, pinned
mdr add nguyenquanicd/vlsit_codex_claude_skills/vlsit-rtl-generator@git:20261108.53407f2

Pins git:20261108.53407f2 in mdr.lock. Pin the fingerprint instead.

Audit grade
B, 16 of 17 checks passed
Kind
SKILL.md skill
Repository
nguyenquanicd/vlsit_codex_claude_skills
Path
.dsh/skills/vlsit-rtl-generator/SKILL.md
Versions recorded
2
Latest version
git:20261108.53407f2, committed Nov 8, 2026
First version recorded
Nov 8, 2026
Size
17,610 bytes
Repository stars
24
License
Apache-2.0

Generate synthesizable SystemVerilog RTL from a design specification written in the VLSIT ASIC IP template, or modify existing RTL after the designer approves a change plan, under VLSIT_RTL_Design_Rule.md, then verify it with a rule checker and lint. Use when the user asks to write, generate, create or fix RTL from a specification, or to bring RTL into line with the VLSIT RTL rules.

Collected from public GitHub. Every version is saved exactly as it was and never changes. Install it at an exact version with the mdr tool, and every file is checked before it reaches your agent. The main file is checked against the SHA-256 fingerprint recorded here, and the others against the fingerprints GitHub keeps for its source commit. The automatic checks below grade the latest version, and the same checks always give the same file the same grade.

What the file says

# VLSIT RTL generator

This skill writes synthesizable SystemVerilog design RTL from a specification that follows the VLSIT ASIC IP specification template, or changes existing RTL after the designer approves a plan. Every file follows the VLSIT RTL design rules, and the result is checked by a rule-check script and by lint. It writes a simulation testbench with protocol assertions only when the designer asks for one, always from the specification and the protocol standards and never from the RTL, and it never decides an open point of the specification by itself: it asks the designer.

Reply to the user in the language they use.

If instructions differ, follow them in this order: [rule.md](rule.md) first, then this file, then the files in `reference/`.

## Workflow

### 1. Read the rules

Read [rule.md](rule.md) completely before doing anything else. Every rule in it is mandatory, and step 9 checks the result against them by ID.

### 2. Find Python

Every script in `scripts/` is Python 3 and uses only the standard library. Locate a working Python before running any of them.

Windows:

```powershell
…

Read the whole file at its exact version.

How to install

The exact contents, by fingerprint
mdr add nguyenquanicd/vlsit_codex_claude_skills/vlsit-rtl-generator@sha256:98c92122b6f5f7ba

The line at the top of this page pins the label git:20261108.53407f2, which is what most people want. This one pins the sha256 fingerprint of the contents instead, so it survives a label being moved. Either way the exact version is written to mdr.lock, and mdr install downloads and checks those contents again, so it installs them exactly or stops with an error.

Badge

mdr badge

[![mdr](https://markdownregistry.com/badge/art_ye4u4bujuwv3xmzh.svg)](https://markdownregistry.com/a/art_ye4u4bujuwv3xmzh)

0 badge image fetches in 30 days. What the badge shows.

Versions

The registry has recorded 2 versions of this file, all committed on Nov 8, 2026.

versioncommittedcommitsizeaudit
git:20261108.53407f2 latest2026-11-08 53407f2 17,610 BB view · diff
git:20261108.9a075f02026-11-08 9a075f0 18,385 BB view

Audit of the latest version

B  16 of 17 checks passed. Fixed automatic checks with no AI involved, so the same checks give the same answer every run.
  • fail: No script tag (matched: <script)
  • pass: Frontmatter block present
  • pass: Frontmatter declares a name
  • pass: Frontmatter declares a description
  • pass: Size between 200 bytes and 200 KB (17610 bytes)
  • pass: No zero-width or bidi control characters
  • pass: No instruction hidden inside an HTML comment
  • pass: No link to an exfiltration or paste host
  • pass: No credential-shaped string
  • pass: No instruction to send local credentials anywhere
  • pass: No text hidden with inline styles
  • pass: No prompt-injection phrasing
  • pass: No curl or wget piped into a shell
  • pass: No recursive delete of root, home or parent
  • pass: No instruction to read or print local credentials
  • pass: No base64 blob over 200 characters
  • pass: No link to a raw IP address

Starting a new one? Use a template for SKILL.md on mdpantry, which passes every one of these checks and says what to change in it.

Source

GitHub

nguyenquanicd/vlsit_codex_claude_skills · 24 stars · license Apache-2.0 · pushed 2026-11-08 · branch main

API

GET https://markdownregistry.com/api/v1/artifacts/art_ye4u4bujuwv3xmzh
GET https://markdownregistry.com/api/v1/resolve?ref=nguyenquanicd/vlsit_codex_claude_skills/vlsit-rtl-generator
GET https://markdownregistry.com/api/v1/blob/98c92122b6f5f7ba6a638d1f3d0bc27615b371b88d2ffaca5f78042d21888b6c

Your AI assistant does the legwork. You hear about the deals worth your word. Hand yours the standing instructions at modelranch.com and it joins the network that reads files like this one.

Guides: the SKILL.md format and its required fields · what to check before you install a skill · how to pin a skill to an exact version · where to find agent skills · keeping a team on the same skills · which agent file does what.

More from nguyenquanicd/vlsit_codex_claude_skills

vlsit-asic-ip-microspec SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-asic-ip-microspec/SKILL.md · Discuss and write an ASIC IP micro-architecture specification in the VLSIT template as Markdown with TeX math…
git:20261108.53407f2 · audit B · 24 stars
vlsit-create-skill SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-create-skill/SKILL.md · Create a new agent skill in the house format (SKILL.md workflow, rule.md with numbered rules, reference/ and scripts/…
git:20261108.9a075f0 · audit A · 24 stars
vlsit-opencore-ip-downloader SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-opencore-ip-downloader/SKILL.md · Search OpenCores and its linked public repositories for open-source hardware IP, download each project with its RTL…
git:20261108.9a075f0 · audit A · 24 stars
vlsit-rtl-generator SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-rtl-generator/SKILL.md · Generate synthesizable SystemVerilog RTL from a design specification written in the VLSIT ASIC IP template, or modify…
git:20261108.53407f2 · audit B · 24 stars
vlsit-rtl-hierarchy-diagram SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-rtl-hierarchy-diagram/SKILL.md · Analyze existing Verilog or SystemVerilog RTL to trace module hierarchy, functional relationships, and protocol…
git:20261108.9a075f0 · audit A · 24 stars
vlsit-rtl-spec-change-implementer SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-rtl-spec-change-implementer/SKILL.md · Analyze existing RTL against an optional prior specification and a requested new feature, present a minimal-change plan…
git:20261108.53407f2 · audit A · 24 stars
vlsit-spec-to-docx SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-spec-to-docx/SKILL.md · Convert a Markdown design specification into a filled copy of the VLSIT IP Microarchitecture Specification DOCX…
git:20261108.9a075f0 · audit A · 24 stars
vlsit-vhdl-to-systemverilog SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-vhdl-to-systemverilog/SKILL.md · Convert complete VHDL RTL designs into readable, synthesizable SystemVerilog under the bundled VLSIT coding rules…
git:20261108.9a075f0 · audit A · 24 stars
vlsit-wavedrom-waveform SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-wavedrom-waveform/SKILL.md · Draw timing waveforms with the bundled offline WaveDrom from a short request, a VCD file (whole file or a time window)…
git:20261018.29a18b0 · audit B · 24 stars
vlsit-asic-ip-microspec SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .claude/skills/vlsit-asic-ip-microspec/SKILL.md · Discuss and write an ASIC IP micro-architecture specification in the VLSIT template as Markdown with TeX math…
git:20261108.53407f2 · audit B · 24 stars
vlsit-create-skill SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .claude/skills/vlsit-create-skill/SKILL.md · Create a new agent skill in the house format (SKILL.md workflow, rule.md with numbered rules, reference/ and scripts/…
git:20261108.9a075f0 · audit A · 24 stars
vlsit-opencore-ip-downloader SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .claude/skills/vlsit-opencore-ip-downloader/SKILL.md · Search OpenCores and its linked public repositories for open-source hardware IP, download each project with its RTL…
git:20261108.9a075f0 · audit A · 24 stars

Every file in nguyenquanicd/vlsit_codex_claude_skills

Other files named vlsit-rtl-generator

vlsit-rtl-generator SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .claude/skills/vlsit-rtl-generator/SKILL.md · Generate synthesizable SystemVerilog RTL from a design specification written in the VLSIT ASIC IP template, or modify…
git:20261108.53407f2 · audit B · 24 stars
vlsit-rtl-generator SKILL.md skill
nguyenquanicd/vlsit_codex_claude_skills · .agents/skills/vlsit-rtl-generator/SKILL.md · Generate synthesizable SystemVerilog RTL from a design specification written in the VLSIT ASIC IP template, or modify…
git:20261108.53407f2 · audit B · 24 stars

Browse by kind, by grade B, or by owner.