rtl-design SKILL.md skillA

rtl-design from chipweaver/veripower is an agent skill: a SKILL.md folder an AI agent loads when a task calls for it.

Install it, pinned
mdr add chipweaver/veripower/rtl-design@git:20260920.095d122

Pins git:20260920.095d122 in mdr.lock. Pin the fingerprint instead.

Audit grade
A, 17 of 17 checks passed
Kind
SKILL.md skill
Repository
chipweaver/veripower
Path
skills/rtl-design/SKILL.md
Versions recorded
11
Latest version
git:20260920.095d122, committed Sep 20, 2026
First version recorded
Aug 4, 2026
Size
3,342 bytes
Repository stars
9
License
MIT

Use when writing or modifying RTL and its file/constraint annotations, reviewing implementation against requirements, or repairing an implementation defect; not for running synthesis or functional regression as a pipeline stage.

Collected from public GitHub. Every version is saved exactly as it was and never changes. Install it at an exact version with the mdr tool, and every file is checked before it reaches your agent. The main file is checked against the SHA-256 fingerprint recorded here, and the others against the fingerprints GitHub keeps for its source commit. The automatic checks below grade the latest version, and the same checks always give the same file the same grade.

What the file says

# RTL Design

Implement the required behavior and boundary, and resolve findings before delivering the RTL.
Read `{workdir}/dispatch.json` for the input locations. `design.md` proposes an architecture;
`requirements.json`, the original `intent`, `top-io.json` and `clocks.json` establish the applicable
requirements and boundary. Read the sources needed to assess a discrepancy. Upstream artifacts
are read-only; write this stage's work under `{workdir}`.

## Implement and review

Choose the module split to suit the task. Continue from carried RTL and use changed inputs,
reported failures and decisions in `dispatch.json` to scope repairs. Preserve unaffected work.
Implement directly or delegate cohesive parts using [child-task-contract.md](references/child-task-contract.md).
Coordinate shared interfaces and avoid concurrent edits to the same files.
Apply the toolchain constraints in [coding-rules.md](references/coding-rules.md), whether implementing directly or delegating.

Deliver `src/`, `rtl-files.json` and `constraint-annotations.json`. Their formats are in the matching
reference schemas. Integrate sources into one global compilation order in `rtl-files.json`, with
…

Read the whole file at its exact version.

How to install

The exact contents, by fingerprint
mdr add chipweaver/veripower/rtl-design@sha256:fe65a5bcb0d07e2b

The line at the top of this page pins the label git:20260920.095d122, which is what most people want. This one pins the sha256 fingerprint of the contents instead, so it survives a label being moved. Either way the exact version is written to mdr.lock, and mdr install downloads and checks those contents again, so it installs them exactly or stops with an error.

Badge

mdr badge

[![mdr](https://markdownregistry.com/badge/art_6qenki2lr4gnd34i.svg)](https://markdownregistry.com/a/art_6qenki2lr4gnd34i)

4 badge image fetches in 30 days. What the badge shows.

Versions

The registry has recorded 11 versions of this file, between Aug 4, 2026 and Sep 20, 2026, about one every 5 days.

versioncommittedcommitsizeaudit
git:20260920.095d122 latest2026-09-20 095d122 3,342 BA view · diff
git:20260919.86c10432026-09-19 86c1043 3,256 BA view · diff
git:20260919.cdf15ac2026-09-19 cdf15ac 3,129 BA view · diff
git:20260914.08516ab2026-09-14 08516ab 6,272 BA view · diff
git:20260909.c7f77492026-09-09 c7f7749 6,292 BA view · diff
git:20260908.91ee09b2026-09-08 91ee09b 6,867 BA view · diff
git:20260904.b0fbf802026-09-04 b0fbf80 6,111 BA view · diff
git:20260830.c32426f2026-08-30 c32426f 5,674 BA view · diff
git:20260818.553beea2026-08-18 553beea 5,583 BA view · diff
git:20260807.97731ce2026-08-07 97731ce 5,445 BA view · diff
git:20260804.8f86d702026-08-04 8f86d70 5,582 BA view

Audit of the latest version

A  17 of 17 checks passed. Fixed automatic checks with no AI involved, so the same checks give the same answer every run.
  • pass: Frontmatter block present
  • pass: Frontmatter declares a name
  • pass: Frontmatter declares a description
  • pass: Size between 200 bytes and 200 KB (3342 bytes)
  • pass: No zero-width or bidi control characters
  • pass: No instruction hidden inside an HTML comment
  • pass: No link to an exfiltration or paste host
  • pass: No credential-shaped string
  • pass: No instruction to send local credentials anywhere
  • pass: No text hidden with inline styles
  • pass: No prompt-injection phrasing
  • pass: No curl or wget piped into a shell
  • pass: No recursive delete of root, home or parent
  • pass: No instruction to read or print local credentials
  • pass: No base64 blob over 200 characters
  • pass: No link to a raw IP address
  • pass: No script tag

Source

GitHub

chipweaver/veripower · 9 stars · license MIT · pushed 2026-10-19 · branch main

API

GET https://markdownregistry.com/api/v1/artifacts/art_6qenki2lr4gnd34i
GET https://markdownregistry.com/api/v1/resolve?ref=chipweaver/veripower/rtl-design
GET https://markdownregistry.com/api/v1/blob/fe65a5bcb0d07e2bf3f003a7ddd51cf1e3012a63a03acd809568dc4ec640430a

Your AI assistant does the legwork. You hear about the deals worth your word. Hand yours the standing instructions at modelranch.com and it joins the network that reads files like this one.

Guides: the SKILL.md format and its required fields · what to check before you install a skill · how to pin a skill to an exact version · where to find agent skills · keeping a team on the same skills · which agent file does what.

More from chipweaver/veripower

CLAUDE.md@.claude CLAUDE.md file
chipweaver/veripower · .claude/CLAUDE.md
git:20261012.943a65c · audit B · 9 stars
AGENTS.md AGENTS.md file
chipweaver/veripower · AGENTS.md
git:20261019.238fae0 · audit A · 9 stars
brainstorm SKILL.md skill
chipweaver/veripower · skills/brainstorm/SKILL.md · Use when brainstorming a new module's requirements and architecture into a brainstorm.md, one way to write the intent…
git:20260920.095d122 · audit A · 9 stars
design-flow SKILL.md skill
chipweaver/veripower · skills/design-flow/SKILL.md · Use when progressing IC design through stages, checking module status, or routing rework decisions; not for…
git:20261012.6f764c1 · audit A · 9 stars
env-precheck SKILL.md skill
chipweaver/veripower · skills/env-precheck/SKILL.md · Use when checking whether this machine's Python, EDA tools and licenses can actually run VeriPower's stages; not for…
git:20260907.781745f · audit A · 9 stars
lint-cdc SKILL.md skill
chipweaver/veripower · skills/lint-cdc/SKILL.md · Check RTL lint and clock-domain crossings with SpyGlass, evaluate violations and justified waivers, and close the…
git:20260920.095d122 · audit A · 9 stars
power-analysis SKILL.md skill
chipweaver/veripower · skills/power-analysis/SKILL.md · Build and check power experiments, calculate averaged gate-level power with SAIF and PT-PX, and assess the results…
git:20260919.cdf15ac · audit A · 9 stars
simulation-plan SKILL.md skill
chipweaver/veripower · skills/simulation-plan/SKILL.md · Use when generating or evolving a module's verification strategy, testpoints, TB scaffold and power measurement plan…
git:20260920.095d122 · audit A · 9 stars
simulation-triage SKILL.md skill
chipweaver/veripower · skills/simulation-triage/SKILL.md · Diagnose a failed verification run from requirements, implementation and experimental evidence, and identify the repair…
git:20260920.095d122 · audit A · 9 stars
simulation SKILL.md skill
chipweaver/veripower · skills/simulation/SKILL.md · Implement, review and run a module's functional testbench, diagnose verification failures and assess coverage; not for…
git:20260920.095d122 · audit A · 9 stars
specification SKILL.md skill
chipweaver/veripower · skills/specification/SKILL.md · Establish requirements, design decisions, interfaces, clocks and constraints from the delivered intent, or revise them…
git:20260919.cdf15ac · audit A · 9 stars
synthesis SKILL.md skill
chipweaver/veripower · skills/synthesis/SKILL.md · Establish the synthesized implementation, its constraints and measurements, and assess them against the task's…
git:20260920.095d122 · audit A · 9 stars

Every file in chipweaver/veripower

Other files named rtl-design

rtl-design SKILL.md skill
hdl-tools/digital-chip-design-agents · plugins/rtl-design/skills/rtl-design/SKILL.md · SystemVerilog RTL design — module planning, coding standards enforcement, lint checking, CDC/RDC analysis, and…
v1.0.0 · audit A · 220 stars

Browse by kind, by grade A, or by owner.